Abstract: This paper presents a minimally-invasive neural interface for distributed wireless electrocorticogram (ECoG) recording systems. The proposed interface equips all necessary components for ECoG recording, such as the high performance front-end integrated circuits, a fabricated flexible microelectrode array, and wireless communication inside a miniaturized custom-made platform. The multiple units of the interface systems can be deployed to cover a broad range of the target brain region and transmit signals via a built-in intra-skin communication (ISCOM) module. The core integrated circuit (IC) consists of 16-channel, low-power push-pull double-gated preamplifiers, in-channel successive approximation register analog-to-digital converters (SAR ADC) with a single-clocked bootstrapping switch and a time-delayed control unit, an ISCOM module for wireless data transfer through the skin instead of a power-hungry RF wireless transmitter, and a monolithic voltage/current reference generator to support the aforementioned analog and mixed-signal circuit blocks. The IC was fabricated using 250 nm CMOS processes in an area of 3.2 × 0.9 mm 2 and achieved the low-power operation of 2.5 µW per channel. Input-referred noise was measured as 5.62 µV rms for 10 Hz to 10 kHz and ENOB of 7.21 at 31.25 kS/s. The implemented system successfully recorded multi-channel neural activities in vivo from a primate and demonstrated modular expandability using the ISCOM with power consumption of 160 µW.
Introduction
The neural interfaces enable us to build a direct communication pathway between the human brain and external world, through which we can monitor neural activities, supplement the nervous system using a neuroprosthetic device, and even assist and augment human cognitive or sensory functions by brain-computer interface (BCI). In practice, the brain's spontaneous or stimulated activities should be closely monitored to provide the important neurofeedback for rehabilitation or for parts of evaluation and titration of therapy in neurological disorders such as epilepsy, Parkinson's disease, strokes, etc. The same neural interface systems can be also useful tools for neuroscience studies in exploring nervous systems and understanding brain circuits and their complex activities and connectivity [1, 2] .
The development of neural interface systems gives a trade-off between signal fidelity and subject safety, depending on where and how the electrodes are being deployed and located, e.g., electroencephalogram (EEG), electrocorticogram (ECoG), or single unit action potential (SUAP). The SUAP gives us the most accurate neural activity information; however, the system must be severely invasive due to the necessity of using micro-machined electrodes implanted to reach single neurons [3] , and may lead to tissue reaction. The EEG potential can be obtained on the surface of the Figure 1 shows the schematic diagram of the system implementation. Instead of high-risk craniotomy, a burr hole is opened and a flexible microelectrode array is inserted into the hole. A bolt-shaped implantable interface module is located inside the hole and covered by the skin. The proposed implementation can significantly reduce invasiveness by placing the electrode array over the dura matter, making an operation much simpler and less risky. The recorded ECoG signals are transmitted through the skin, instead of using the conventional wireless communication techniques, such as near or far field communication (RF or inductive coupling). Each bolt-shaped module sends the recorded signals through a low-power wireless ISCOM link to the way station that also resides on the body and relays the data to the external host. An external wireless link for the data exchange between the way station and the host (personal computer or workstation) can employ a standard wireless technology, e.g., WLAN, with a high data rate. The power consumption in the way station is not restricted because it does not need to be implanted inside the body; thus, a relatively large power source can be equipped in the way station. In addition, a digital signal processing (DSP) unit is implemented in the way station where we can cost-effectively perform feature extraction and classification with a modest power budget. One of the advantages in this scheme is that the algorithm for decoding neural signals in the way station can be easily upgraded and customized for a personalized solution. Each interface in the system has multiple components inside, consisting of a low-power, low noise IC for neural signal processing (recording, filtering, and digitization), a rechargeable battery, a wireless power source for the rechargeable battery, and the flexible ECoG and ISCOM electrodes at the bottom. All the components are hermetically sealed inside the enclosure. Figure 1 shows the schematic diagram of the system implementation. Instead of high-risk craniotomy, a burr hole is opened and a flexible microelectrode array is inserted into the hole. A boltshaped implantable interface module is located inside the hole and covered by the skin. The proposed implementation can significantly reduce invasiveness by placing the electrode array over the dura matter, making an operation much simpler and less risky. The recorded ECoG signals are transmitted through the skin, instead of using the conventional wireless communication techniques, such as near or far field communication (RF or inductive coupling). Each bolt-shaped module sends the recorded signals through a low-power wireless ISCOM link to the way station that also resides on the body and relays the data to the external host. An external wireless link for the data exchange between the way station and the host (personal computer or workstation) can employ a standard wireless technology, e.g., WLAN, with a high data rate. The power consumption in the way station is not restricted because it does not need to be implanted inside the body; thus, a relatively large power source can be equipped in the way station. In addition, a digital signal processing (DSP) unit is implemented in the way station where we can cost-effectively perform feature extraction and classification with a modest power budget. One of the advantages in this scheme is that the algorithm for decoding neural signals in the way station can be easily upgraded and customized for a personalized solution. Each interface in the system has multiple components inside, consisting of a low-power, low noise IC for neural signal processing (recording, filtering, and digitization), a rechargeable battery, a wireless power source for the rechargeable battery, and the flexible ECoG and ISCOM electrodes at the bottom. All the components are hermetically sealed inside the enclosure. Figure 2 shows a photograph of the fabricated wireless neural interface module and flexible microelectrode array with an U.S. dime, and a block diagram of the integrated circuits inside the module. The volume of the neural module is ~1.3 cm 3 , and the microelectrode array has 16 recording electrodes and 4 reference electrodes with a large common ground within 18 × 18 mm 2 in area. The integrated circuit also has 16 neural recording channels. Each channel contains a power-noise efficient preamplifier, a programmable gain amplifier, a bandpass filter (with a buffer), and a low power 8-bit SAR ADC as shown in Figure 2 (right). The digitized outputs from each channel are serialized, encoded, and transmitted wirelessly through the skin using an ISCOM driver which generates a charge-balanced (biphasic) output current. To reliably record ECoG signals regardless of their Figure 2 shows a photograph of the fabricated wireless neural interface module and flexible microelectrode array with an U.S. dime, and a block diagram of the integrated circuits inside the module. The volume of the neural module is~1.3 cm 3 , and the microelectrode array has 16 recording electrodes and 4 reference electrodes with a large common ground within 18 × 18 mm 2 in area. The integrated circuit also has 16 neural recording channels. Each channel contains a power-noise efficient preamplifier, a programmable gain amplifier, a bandpass filter (with a buffer), and a low power 8-bit SAR ADC as shown in Figure 2 (right). The digitized outputs from each channel are serialized, encoded, and transmitted wirelessly through the skin using an ISCOM driver which generates a charge-balanced (biphasic) output current. To reliably record ECoG signals regardless of their amplitudes, the gain in each channel is independently programmable (40-60 dB). The bandwidth and sampling rate (1~31.25 kS/s) are also adjustable for various sensing modalities to meet the wide range of applications. For system-level power optimization, the interface module utilizes two power supplies: 0.5 and 1.0 V for analog and digital blocks, respectively. These supply voltages are generated by the combination of low dropout regulators (LDOs, not shown here) and an embedded monolithic voltage/current reference generator operating at 1.5-3.0 V, provided by a rechargeable battery (used a coin-shaped Li-Ion rechargeable battery with a nominal output of 3 V). The control signals for SAR ADCs are internally generated and shared among 16 ADCs in the IC. All the system blocks operate with an on-chip clock generator. Also, digital programmability is provided to change the configuration for various users' demands as well as to compensate for possible process variations. The following sections will explain the requirements, function, and design of each circuit block. amplitudes, the gain in each channel is independently programmable (40-60 dB). The bandwidth and sampling rate (1~31.25 kS/s) are also adjustable for various sensing modalities to meet the wide range of applications. For system-level power optimization, the interface module utilizes two power supplies: 0.5 and 1.0 V for analog and digital blocks, respectively. These supply voltages are generated by the combination of low dropout regulators (LDOs, not shown here) and an embedded monolithic voltage/current reference generator operating at 1.5-3.0 V, provided by a rechargeable battery (used a coin-shaped Li-Ion rechargeable battery with a nominal output of 3 V). The control signals for SAR ADCs are internally generated and shared among 16 ADCs in the IC. All the system blocks operate with an on-chip clock generator. Also, digital programmability is provided to change the configuration for various users' demands as well as to compensate for possible process variations.
System Architecture
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The following sections will explain the requirements, function, and design of each circuit block. 
Integrated Circuits
In this section, the details of circuit design for essential building blocks in the proposed neural interface, such as preamplifiers, ADCs, reference generators, and ISCOM are described.
Noise-Power Efficient Double-Gated Push-Pull Preamplifier Using Quasi-Floating Body
In most of low-power, low-noise operational transconductance (gm) amplifiers (OTAs) in the previous works, the transconductance (gm) of the input transistors was maximized for high noise-power efficiency by operating them in the subthreshold region, the transconductance in the rest of the transistors was minimized by making them operate in the strong inversion region [21, 22] . Recently, a push-pull topology (often called as a current reuse topology) was adopted to double the effective gm of the input transistor [23] [24] [25] [26] .
In this work, we have introduced a double-gated, push-pull preamplifier where the body terminal of the input transistors is used as the second gate to further improve the noise-power efficiency. Figure 3 illustrates the double-gated PMOS transistor implemented by using a quasifloating body. In power-on state, the source potential initially connects to the supply voltage (VDD = 1 V), and the body is biased by a source-body junction diode which is weakly in forward-bias. As the potential of the body approaches to that of the source, the body is biased by a leakage current through a large parasitic resistive path (RLEAK ≈ 50 GΩ) from the source, making the body can work as another input gate in the transistor. In the steady-state condition, the body leakage current is about 2 pA and the potential becomes ~900 mV, while maintaining a potential difference of 100 mV from the source terminal (according to our SPICE simulation). In the actual implementation, the quasi-floating bodies in the NMOS transistors are formed by using the triple wells from the given process technology. Both 
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Noise-Power Efficient Double-Gated Push-Pull Preamplifier Using Quasi-Floating Body
In most of low-power, low-noise operational transconductance (g m ) amplifiers (OTAs) in the previous works, the transconductance (g m ) of the input transistors was maximized for high noise-power efficiency by operating them in the subthreshold region, the transconductance in the rest of the transistors was minimized by making them operate in the strong inversion region [21, 22] . Recently, a push-pull topology (often called as a current reuse topology) was adopted to double the effective g m of the input transistor [23] [24] [25] [26] .
In this work, we have introduced a double-gated, push-pull preamplifier where the body terminal of the input transistors is used as the second gate to further improve the noise-power efficiency. Figure 3 illustrates the double-gated PMOS transistor implemented by using a quasi-floating body. In power-on state, the source potential initially connects to the supply voltage (V DD = 1 V), and the body is biased by a source-body junction diode which is weakly in forward-bias. As the potential of the body approaches to that of the source, the body is biased by a leakage current through a large parasitic resistive path (R LEAK ≈ 50 GΩ) from the source, making the body can work as another input gate in the transistor. In the steady-state condition, the body leakage current is about 2 pA and the potential becomes~900 mV, while maintaining a potential difference of 100 mV from the source terminal (according to our SPICE simulation). In the actual implementation, the quasi-floating bodies in the NMOS transistors are formed by using the triple wells from the given process technology. Both PMOS and NMOS transistors are isolated from rest of the transistors by using the double guard-rings in the layout. The overall schematic of the proposed preamplifier is shown in Figure 4 . The effective transconductance of the OTA, Gm, can be given by:
where η is a body transconductance ratio, gmb/gm, which is approximately given as ~0.2 in 0.25 µ m CMOS processes. When an input signal is applied to both gate and body through capacitive coupling, Gm is expected to increase by a factor of 2.4 because it consists of the sum of gate transconductance (gm) and body transconductance (gmb). This means that we can achieve the reduction in input-referred noise (IRN) by a factor of 2.4, compared to the conventional OTAs where the input signal is applied to a single NMOS or PMOS transistor. In this topology, the closed-loop gain is determined by the capacitive ratio between CIN and CF (or CIN_P,N and CF_P,N) as given by:
where rout is the resistance seen from the output nodes (VON or VOP). To achieve a stable closed-loop gain, the cascode transistors, MS1-S4, are added in order to boost the output impedance. The simulation result shows that an open-loop gain of >80 dB is achieved from the single stage amplifier with an aid of cascade transistors. The values of the input and feedback capacitors are carefully chosen by considering the input impedance and the strength of gm and gmb in the amplifier. Assuming the high Gm of the given amplifier, the input impedance is roughly determined by the combination of CIN, CIN_P, and CIN_N. We set the total input capacitance as 15 pF to generate the input impedance of ~10 MΩ at 1 kHz (>1000 times of the electrode impedance). The rest of the capacitance is determined by considering the closed-loop gain of the preamplifier. As shown in (2), the ratio of CIN to CF is same as that of CIN_P (CIN_N) to CF_P (CF_N). The dimensions and values of the transistors and capacitors used in this preamplifier are summarized in Figure 4 . The overall schematic of the proposed preamplifier is shown in Figure 4 . The effective transconductance of the OTA, G m , can be given by:
where η is a body transconductance ratio, g mb /g m , which is approximately given as~0.2 in 0.25 µm CMOS processes. When an input signal is applied to both gate and body through capacitive coupling, G m is expected to increase by a factor of 2.4 because it consists of the sum of gate transconductance (g m ) and body transconductance (g mb ). This means that we can achieve the reduction in input-referred noise (IRN) by a factor of 2.4, compared to the conventional OTAs where the input signal is applied to a single NMOS or PMOS transistor. In this topology, the closed-loop gain is determined by the capacitive ratio between C IN and C F (or C IN_P,N and C F_P,N ) as given by:
where r out is the resistance seen from the output nodes (V ON or V OP ). To achieve a stable closed-loop gain, the cascode transistors, M S1-S4 , are added in order to boost the output impedance. In order to save power consumption, a low-voltage power supply of 1 V is used. However, this low-voltage supply may limit the voltage swing in the output node. In particular, the cascode transistors, which are used to increase the output impedance, can limit the allowable output swing further, possibly even below 300 mV. This limited output swing sets the maximum allowable gain in the preamplifier. In our design, we chose a closed loop gain of 100 V/V to minimize any possible distortion of input signals.
0.5 V-SAR ADC with Single-Clock Bootstrapping and Time-Delay Based Controller
One of the most critical blocks in the implantable neural interface is the ADC. A successive approximation register (SAR) analog-to-digital converter (ADC) has been employed to satisfy the stringent power budget. In addition, a clock/timing generator should be integrated and shared between the channels to reduce the area consumption. In this work, we use a 0.5 V supply for the ADC to minimize power consumption and isolate the supply from the analog block (1.0 V), thereby reducing the switching noise induced from the 0.5 V supply. For the multi-channel system where a dedicated SAR ADC is implemented to every channel, a synchronous SAR controller can be a good choice to reduce design complexity. However, in the synchronous SAR ADC, the clock frequency should be at least a few times higher than the sampling frequency of the ADC to generate adequate control signals. This high-frequency clock generator consumes high power and can also interfere with delicate analog signals. As an alternative, an asynchronous SAR ADC can be used. It can eliminate a high-frequency clock generator, but requires a dedicated decision circuit which may cause metastability and time-varying sampling rates. In addition, the asynchronous controller is hard to be shared in multi-channel systems.
With all these in considerations, we implemented a 0.5 V, 8-bit, rail-to-rail synchronous SAR ADC consisting of an input range boosting circuit block, an 8b capacitor digital to analog converter (CDAC), a low voltage single clock (LVS) bootstrapping sample and hold (S/H) circuit, a dynamic comparator, and a time-delay based controller, as shown in Figure 5 [27] . In the proposed neural interface, this ADC is interfacing between the two different power supplies: 1.0 for analog and 0.5 V for digital circuits, respectively. The input voltage range over 0.5 V is being accommodated by using the input range boosting circuit. Figure 6 explains the operation of the input range boosting circuit. The comparator in the ADC compares the input range to check whether it is higher than 0.5 V or not before the MSB conversion (SEL [0]) is initiated. If the signal is above 0.5 V, the boost signal becomes 'high' and the reference signal is boosted up to 2VDD (1.0 V) through CR in Figure 5 . The rest of conversion is accomplished toward 2VDD. Otherwise, the conversion is achieved with a reference to the 0.5 V supply. This input range decision can boost the resolution of the ADC by one bit. Figure 4 . Schematic of the double-gated, push-pull preamplifier and the table of dimensions and values for the transistors and capacitors used in the preamplifier.
In order to save power consumption, a low-voltage power supply of 1 V is used. However, this low-voltage supply may limit the voltage swing in the output node. In particular, the cascode transistors, which are used to increase the output impedance, can limit the allowable output swing further, possibly even below 300 mV. This limited output swing sets the maximum allowable gain in the preamplifier. In our design, we chose a closed loop gain of 100 V/V to minimize any possible distortion of input signals.
One of the most critical blocks in the implantable neural interface is the ADC. A successive approximation register (SAR) analog-to-digital converter (ADC) has been employed to satisfy the stringent power budget. In addition, a clock/timing generator should be integrated and shared between the channels to reduce the area consumption. In this work, we use a 0.5 V supply for the ADC to minimize power consumption and isolate the supply from the analog block (1.0 V), thereby reducing the switching noise induced from the 0.5 V supply. For the multi-channel system where a dedicated SAR ADC is implemented to every channel, a synchronous SAR controller can be a good choice to reduce design complexity. However, in the synchronous SAR ADC, the clock frequency should be at least a few times higher than the sampling frequency of the ADC to generate adequate control signals. This high-frequency clock generator consumes high power and can also interfere with delicate analog signals. As an alternative, an asynchronous SAR ADC can be used. It can eliminate a high-frequency clock generator, but requires a dedicated decision circuit which may cause meta-stability and time-varying sampling rates. In addition, the asynchronous controller is hard to be shared in multi-channel systems.
With all these in considerations, we implemented a 0.5 V, 8-bit, rail-to-rail synchronous SAR ADC consisting of an input range boosting circuit block, an 8b capacitor digital to analog converter (CDAC), a low voltage single clock (LVS) bootstrapping sample and hold (S/H) circuit, a dynamic comparator, and a time-delay based controller, as shown in Figure 5 [27] . In the proposed neural interface, this ADC is interfacing between the two different power supplies: 1.0 for analog and 0.5 V for digital circuits, respectively. The input voltage range over 0.5 V is being accommodated by using the input range boosting circuit. Figure 6 explains the operation of the input range boosting circuit. The comparator in the ADC compares the input range to check whether it is higher than 0.5 V or not before the MSB conversion (SEL [0]) is initiated. If the signal is above 0.5 V, the boost signal becomes 'high' and the reference signal is boosted up to 2V DD (1.0 V) through C R in Figure 5 . The rest of conversion is accomplished toward 2V DD . Otherwise, the conversion is achieved with a reference to the 0.5 V supply. This input range decision can boost the resolution of the ADC by one bit. The low supply voltage can save power consumption of the ADC; however, it mandates an additional function such as bootstrap sampling to compensate for performance. To realize the reliable sampling operation with the low supply voltage while minimizing nonlinearities, the LVS bootstrapping circuit, based on the voltage multiplier circuits [28] , is proposed in this SAR ADC, as shown in Figure 7a . The previous bootstrapping technique requires two-phase clocks [29] , resulting in high power consumption (practically, doubling the switching speed). On the contrary, the proposed LVS circuit can generate a scalable bootstrapped voltage with a true single clock, which can be expressed as:
where N is the number of stages. The bootstrapped output signal and the operation of the LVS are illustrated in Figure 7b . During the pre-charge phase, VCLK is high, M1-3 are 'on' and the capacitor, C, is charged to VDD, while VBS is tied to the ground. Then, during the bootstrap phase, VCLK is connected to low, M4-5 and MS is 'on' and the LVS switch can generate VDD + VIN. The low supply voltage can save power consumption of the ADC; however, it mandates an additional function such as bootstrap sampling to compensate for performance. To realize the reliable sampling operation with the low supply voltage while minimizing nonlinearities, the LVS bootstrapping circuit, based on the voltage multiplier circuits [28] , is proposed in this SAR ADC, as shown in Figure 7a . The previous bootstrapping technique requires two-phase clocks [29] , resulting in high power consumption (practically, doubling the switching speed). On the contrary, the proposed LVS circuit can generate a scalable bootstrapped voltage with a true single clock, which can be expressed as:
where N is the number of stages. The bootstrapped output signal and the operation of the LVS are illustrated in Figure 7b . During the pre-charge phase, VCLK is high, M1-3 are 'on' and the capacitor, C, is charged to VDD, while VBS is tied to the ground. Then, during the bootstrap phase, VCLK is connected to low, M4-5 and MS is 'on' and the LVS switch can generate VDD + VIN. 
Comparator Inputs Figure 6 . Operation of the input range boosting circuit for (a) rail-to-rail operation (b) over-the-rail operation.
The low supply voltage can save power consumption of the ADC; however, it mandates an additional function such as bootstrap sampling to compensate for performance. To realize the reliable sampling operation with the low supply voltage while minimizing nonlinearities, the LVS bootstrapping circuit, based on the voltage multiplier circuits [28] , is proposed in this SAR ADC, as shown in Figure 7a . The previous bootstrapping technique requires two-phase clocks [29] , resulting in high power consumption (practically, doubling the switching speed). On the contrary, the proposed LVS circuit can generate a scalable bootstrapped voltage with a true single clock, which can be expressed as:
where N is the number of stages. The bootstrapped output signal and the operation of the LVS are illustrated in Figure 7b . During the pre-charge phase, V CLK is high, M 1-3 are 'on' and the capacitor, C, is charged to V DD , while V BS is tied to the ground. Then, during the bootstrap phase, V CLK is connected to low, To generate the control signals for the synchronous SAR ADC operation without a highfrequency clock, we employed a time-delayed control unit that is digitally controlled and programmed as shown in Figure 8 . Even though the implemented SAR ADC operates synchronously, the high-speed clock essential for the conventional synchronous SAR ADCs is unnecessary since the proposed time-delayed units can generate any waveforms for the control of synchronous SAR ADCs. The delay units can be categorized into two types: (1) duty-cycle controllers (Figure 8a ,b) and (2) one-shot signal generators (Figure 8c,d ). Both types of the delay units can generate positive or negative edge-triggered signals with a programmable duty cycle in combination with logic gates. One good example for the programmability in this time-delay-based control units is an interferencetolerant reset signal which is used to prevent a kick-back effect by ensuring that the reset is completed before the capacitor-digital-to-analog-converter (CDAC) updates (the rising edge of SEL [n + 1]) as shown in Figure 9 . The simulation result ( Figure 9 ) shows that the error induced by the kick-back from the comparator by the Latch signal is suppressed below 5 µ V. Had the conventional clockedtiming generator been used, however, complicated blocks would have been required with high-speed clock signals, thus resulting in high power consumption. In our design, the time-delayed control unit allows this control signal to be generated with much less power and reduced complexity. The measured power consumption of the control signal generator is less than 10 nW for 31.25 kS/s operation. In addition, this generator can be shared by multiple channels and significantly reduce the system complexity by eliminating all the high-frequency clocks, when compared to the conventional synchronized timing generators. For the bit decision in the ADC, a dynamic comparator having NMOS inputs and a cross-coupled degeneration has been implemented. The details of the comparator will not be given to save the length of the paper. To generate the control signals for the synchronous SAR ADC operation without a high-frequency clock, we employed a time-delayed control unit that is digitally controlled and programmed as shown in Figure 8 . Even though the implemented SAR ADC operates synchronously, the high-speed clock essential for the conventional synchronous SAR ADCs is unnecessary since the proposed time-delayed units can generate any waveforms for the control of synchronous SAR ADCs. The delay units can be categorized into two types: (1) duty-cycle controllers (Figure 8a ,b) and (2) one-shot signal generators (Figure 8c,d ). Both types of the delay units can generate positive or negative edge-triggered signals with a programmable duty cycle in combination with logic gates. One good example for the programmability in this time-delay-based control units is an interference-tolerant reset signal which is used to prevent a kick-back effect by ensuring that the reset is completed before the capacitor-digital-to-analog-converter (CDAC) updates (the rising edge of SEL [n + 1]) as shown in Figure 9 . The simulation result ( Figure 9 ) shows that the error induced by the kick-back from the comparator by the Latch signal is suppressed below 5 µV. Had the conventional clocked-timing generator been used, however, complicated blocks would have been required with high-speed clock signals, thus resulting in high power consumption. In our design, the time-delayed control unit allows this control signal to be generated with much less power and reduced complexity. The measured power consumption of the control signal generator is less than 10 nW for 31.25 kS/s operation. In addition, this generator can be shared by multiple channels and significantly reduce the system complexity by eliminating all the high-frequency clocks, when compared to the conventional synchronized timing generators. For the bit decision in the ADC, a dynamic comparator having NMOS inputs and a cross-coupled degeneration has been implemented. The details of the comparator will not be given to save the length of the paper. Interference-tolerant reset signal generated by the combination of the time-delay based control units.
Programmable Monolithic Voltage and Current Reference
A programmable monolithic CMOS reference voltage/current generator has been also integrated into the neural interface circuits for the completeness and reliable operations [30] . The reference generator is based on a self-cascode and beta-multiplier and operates in the input range from 1.5 V to 3.5 V which is suitable for the given battery operation. The reference generator is programmable, enabling calibration over process variations and also providing multiple reference outputs. Figure 10 depicts the schematic of the reference generator. The reference generator consists of a reference voltage/current generator and a start-up circuit. A self-cascoded pair composed of M1 and M2 operates in the strong inversion and the other self-cascoded pair composed of M3 and M4 in the weak inversion. The current mirrors are matched as 1:1. The node voltages, VR1 and VR2, are given as:
where S3 and S4 are the dimensions (W/L) of M3 and M4 and VT is the thermal voltage. The proportional-to-absolute-temperature (PTAT) reference current and the reference voltage in the implementation are given by: Interference-tolerant reset signal generated by the combination of the time-delay based control units.
A programmable monolithic CMOS reference voltage/current generator has been also integrated into the neural interface circuits for the completeness and reliable operations [30] . The reference generator is based on a self-cascode and beta-multiplier and operates in the input range from 1.5 V to 3.5 V which is suitable for the given battery operation. The reference generator is programmable, enabling calibration over process variations and also providing multiple reference outputs. Figure 10 depicts the schematic of the reference generator. The reference generator consists of a reference voltage/current generator and a start-up circuit. A self-cascoded pair composed of M 1 and M 2 operates in the strong inversion and the other self-cascoded pair composed of M 3 and M 4 in the weak inversion. The current mirrors are matched as 1:1. The node voltages, V R1 and V R2 , are given as:
where S 
Intra-Skin Communication for Modular Expandable Systems
Up to date, several attempts have been made to send and receive electrical signals over the human body due to their low-power operation [31, 32] . The body was treated as a transmission medium: a simple conductor, a dielectric material (capacitive coupling), or a waveguide (Galvanic coupling). We decided to utilize a Galvanic coupling since the high-frequency electromagnetic waves can propagate through the body from the transmitting terminals without external wires and the surrounding environment does not significantly affect the transmission quality [31] . There are mainly two safety issues when the current is injected into the human body: (1) The maximum allowable current (300 mA) and voltage (500 V in open circuit conditions) should be limited by the Section 51.104 of the IEC 601-2-10 standard [33] , and (2) the charge-injection should be balanced because the injected charge may cause the charge accumulation inside the body and result in harmful effects such as pH shift and ionic charge induction near the implanted electrodes which may damage the neural tissues.
We prepared a phantom brain model and conducted a few experiments with a custom PCB module which consists of V/I and I/V converters assembled using the off-the-shell components (AD620, Analog Devices Inc.) in order to set the design parameters. We found that the carrier frequency of <5 MHz can be well-balanced to provide a reasonable bit-error-rate (<10 −6 ) and power consumption (~200 µ W) for the ISCOM. The driver currents of <100 µ A can guarantee to limit the target open circuit voltage. After the phantom brain experiments, we finalized the design of the onchip low-power wireless ISCOM scheme as shown in Figure 11 . We employed the Manchester coding technique, self-clocking, and biphasic balanced charge injection for the synchronization between the transmitter and receiver at low-power. The Manchester encoder can be easily implemented using an
Fine Coarse Figure 10 . Schematic of the reference current and voltage generator.
where IC 
We prepared a phantom brain model and conducted a few experiments with a custom PCB module which consists of V/I and I/V converters assembled using the off-the-shell components (AD620, Analog Devices Inc.) in order to set the design parameters. We found that the carrier frequency of <5 MHz can be well-balanced to provide a reasonable bit-error-rate (<10 −6 ) and power consumption (~200 µW) for the ISCOM. The driver currents of <100 µA can guarantee to limit the target open circuit voltage. After the phantom brain experiments, we finalized the design of the on-chip low-power wireless ISCOM scheme as shown in Figure 11 . We employed the Manchester coding technique, self-clocking, and biphasic balanced charge injection for the synchronization between the transmitter and receiver at low-power. The Manchester encoder can be easily implemented using an exclusive-OR gate with two inputs: data and clock. The encoded data is modulated by means of frequency shift keying (FSK) with a carrier frequency of 2-4 MHz. The modulated data is converted into a biphasic current by the ISCOM current driver which generates alternating currents to ensure no charge build-up inside the body. The output current polarity is determined by the current difference between the paths, P 1 and P 2 , according to the modulated signal input. In addition, the proposed ISCOM cannot only transmit the data energy-effectively as a stand-alone system but also expand the recording coverage and sensing modalities for a distributed modular system by simply deploying multiple modules at different carrier frequencies.
exclusive-OR gate with two inputs: data and clock. The encoded data is modulated by means of frequency shift keying (FSK) with a carrier frequency of 2-4 MHz. The modulated data is converted into a biphasic current by the ISCOM current driver which generates alternating currents to ensure no charge build-up inside the body. The output current polarity is determined by the current difference between the paths, P1 and P2, according to the modulated signal input. In addition, the proposed ISCOM cannot only transmit the data energy-effectively as a stand-alone system but also expand the recording coverage and sensing modalities for a distributed modular system by simply deploying multiple modules at different carrier frequencies. Figure 11 . Intra-skin communication (ISCOM) configuration and current driver circuit.
Microfabricated Flexible Electrode Array
A thin and flexible microelectrode array designed and fabricated to be placed on top of the epidural layer in the brain. The electrodes of the device are made of Parylene C and Pt, both of which are FDA approved for bio-compatible materials. As shown in Figure 12a , there exist total 16 recording electrodes in addition to 4 reference electrodes and one large local ground electrode. The recording and reference electrodes have a diameter of ~400 μm with ~3 mm and 7 mm spacing, respectively. The thicknesses of the electrode and routing metals are defined as 0.1 µ m and 0.5 µ m, respectively. The recording electrodes are exposed through the bottom surface of the device to be in contact with the dura mater, while the reference and the ground electrodes are exposed on the top surface to be in contact with the surrounding average potential. 
A thin and flexible microelectrode array designed and fabricated to be placed on top of the epidural layer in the brain. The electrodes of the device are made of Parylene C and Pt, both of which are FDA approved for bio-compatible materials. As shown in Figure 12a , there exist total 16 recording electrodes in addition to 4 reference electrodes and one large local ground electrode. The recording and reference electrodes have a diameter of~400 µm with~3 mm and 7 mm spacing, respectively. The thicknesses of the electrode and routing metals are defined as 0.1 µm and 0.5 µm, respectively. The recording electrodes are exposed through the bottom surface of the device to be in contact with the dura mater, while the reference and the ground electrodes are exposed on the top surface to be in contact with the surrounding average potential. exclusive-OR gate with two inputs: data and clock. The encoded data is modulated by means of frequency shift keying (FSK) with a carrier frequency of 2-4 MHz. The modulated data is converted into a biphasic current by the ISCOM current driver which generates alternating currents to ensure no charge build-up inside the body. The output current polarity is determined by the current difference between the paths, P1 and P2, according to the modulated signal input. In addition, the proposed ISCOM cannot only transmit the data energy-effectively as a stand-alone system but also expand the recording coverage and sensing modalities for a distributed modular system by simply deploying multiple modules at different carrier frequencies. Figure 11 . Intra-skin communication (ISCOM) configuration and current driver circuit.
A thin and flexible microelectrode array designed and fabricated to be placed on top of the epidural layer in the brain. The electrodes of the device are made of Parylene C and Pt, both of which are FDA approved for bio-compatible materials. As shown in Figure 12a , there exist total 16 recording electrodes in addition to 4 reference electrodes and one large local ground electrode. The recording and reference electrodes have a diameter of ~400 μm with ~3 mm and 7 mm spacing, respectively. The thicknesses of the electrode and routing metals are defined as 0.1 µ m and 0.5 µ m, respectively. The recording electrodes are exposed through the bottom surface of the device to be in contact with the dura mater, while the reference and the ground electrodes are exposed on the top surface to be in contact with the surrounding average potential. The fabrication of the devices was performed in the Lurie Nanofabrication Facility at the University of Michigan. Simple, five-mask processes were used for fabrication. The process steps can be divided into five: (1) bottom parylene layer definition, (2) Pt electrode definition, (3) Au interconnect definition, (4) Au bonding pad definition, (5) top parylene layer definition, and (6) device release. Figure 12b illustrates the fabrication flow. First, a Cr/Au/Cr sacrificial layer for device release was deposited on a 4′′ silicon wafer using the Enerjet electron beam evaporator. A parylene layer of 12.5-μm in thickness was deposited over the sacrificial layer using the SCS PDS 2035 to form the bottom layer. This bottom parylene layer was then etched by oxygen plasma using the Plasmatherm 790 with a photoresist mask of 21-μm thick AZ 9620. Pt electrodes for the bottom and top electrodes were then deposited and lifted off. A 2.5-μm thick photoresist mask (SPR 220) was used for the lift-off mask. The 100-nm thick Pt layer was deposited using the Enerject electron beam evaporator with a Titanium adhesion layer of 10 nm and then lifted off defined in acetone. After the Pt electrode patterning, a 500 nm-thick Au layer was sputter-deposited using the Kurt J Kesker Lab 18 with a Cr adhesion layer of 5 nm. Gold was electroplated about 40 μm, selectively on the contact pads for the external connection. Then, in order to use define the interconnection, the Cr/Au seed layer was wet etched in Au etchant followed by Cr etchant with a mask defined by AZ 5214 image reversal photoresist mask of 1.8-μm in thickness. After defining the metal interconnection lines, the top parylene layer of 12.5-μm in thickness was deposited using the SCS PDS 2035. The top parylene layer was then etched using the same process for the bottom layer definition, completing the device outline and the electrode/contact pad openings. After annealing the parylene layer in a hot (>150 °C) nitrogen chamber for 24 h, the devices were finally released from the wafers by submerging in a Cr etchant to remove the sacrificial layer. Finally, the Ti adhesion layer on top of Pt electrode was removed by a quick Ti etchant dip. The fabrication of the devices was performed in the Lurie Nanofabrication Facility at the University of Michigan. Simple, five-mask processes were used for fabrication. The process steps can be divided into five: (1) bottom parylene layer definition, (2) Pt electrode definition, (3) Au interconnect definition, (4) Au bonding pad definition, (5) top parylene layer definition, and (6) device release. Figure 12b illustrates the fabrication flow. First, a Cr/Au/Cr sacrificial layer for device release was deposited on a 4 silicon wafer using the Enerjet electron beam evaporator. A parylene layer of 12.5-µm in thickness was deposited over the sacrificial layer using the SCS PDS 2035 to form the bottom layer. This bottom parylene layer was then etched by oxygen plasma using the Plasmatherm 790 with a photoresist mask of 21-µm thick AZ 9620. Pt electrodes for the bottom and top electrodes were then deposited and lifted off. A 2.5-µm thick photoresist mask (SPR 220) was used for the lift-off mask. The 100-nm thick Pt layer was deposited using the Enerject electron beam evaporator with a Titanium adhesion layer of 10 nm and then lifted off defined in acetone. After the Pt electrode patterning, a 500 nm-thick Au layer was sputter-deposited using the Kurt J Kesker Lab 18 with a Cr adhesion layer of 5 nm. Gold was electroplated about 40 µm, selectively on the contact pads for the external connection. Then, in order to use define the interconnection, the Cr/Au seed layer was wet etched in Au etchant followed by Cr etchant with a mask defined by AZ 5214 image reversal photoresist mask of 1.8-µm in thickness. After defining the metal interconnection lines, the top parylene layer of 12.5-µm in thickness was deposited using the SCS PDS 2035. The top parylene layer was then etched using the same process for the bottom layer definition, completing the device outline and the electrode/contact pad openings. After annealing the parylene layer in a hot (>150 • C) nitrogen chamber for 24 h, the devices were finally released from the wafers by submerging in a Cr etchant to remove the sacrificial layer. Finally, the Ti adhesion layer on top of Pt electrode was removed by a quick Ti etchant dip.
Measurement Results
The 16-channel IC for wireless monitoring of ECoG signals has been fabricated in 0.25 µm 1P5M CMOS technology and the microphotograph of the fabricated chip is shown in Figure 13 . The core area of the chip, excluding I/O Pad and ESD, is 3.2 × 0.9 mm 2 and the total power consumption is 365 µW. Actually, the net power consumption of the IC is~200 µW and the additional power loss comes from the internal LDOs to stabilize the power supply from a rechargeable battery. This loss can be significantly reduced if the LDOs are replaced with switching power converters [34, 35] . All component circuit blocks and the fabricated microelectrode array have been fully characterized at the benchtop first, followed by in-vitro experiments using the pre-recorded neural signals and then in vivo experiments in a primate in the Dan Moran Laboratory at Washington University. Table 1 summarizes the measured characteristics of the IC and the fabricated microelectrode array.
The 16-channel IC for wireless monitoring of ECoG signals has been fabricated in 0.25 µ m 1P5M CMOS technology and the microphotograph of the fabricated chip is shown in Figure 13 . The core area of the chip, excluding I/O Pad and ESD, is 3.2 × 0.9 mm 2 and the total power consumption is 365 µW. Actually, the net power consumption of the IC is ~200 µ W and the additional power loss comes from the internal LDOs to stabilize the power supply from a rechargeable battery. This loss can be significantly reduced if the LDOs are replaced with switching power converters [34, 35] . All component circuit blocks and the fabricated microelectrode array have been fully characterized at the benchtop first, followed by in-vitro experiments using the pre-recorded neural signals and then in vivo experiments in a primate in the Dan Moran Laboratory at Washington University. Table 1 summarizes the measured characteristics of the IC and the fabricated microelectrode array. 
System Characteristics Measurement
The preamplifier dissipates 0.5 µW at 1 V power supply while occupying 500 × 180 µm 2 of the area. As shown in Figure 14 , the measured mid-band gain is~37.5 dB. The low and high corner frequencies can be digitally programmed from 0.5 Hz to 2.2 kHz and 1.5 kHz to 31 kHz, respectively, for various applications. The measured input-referred noises (IRN) are 5.62 µVrms for 10 Hz to 10 kHz and 4.26 µVrms for 1 Hz to 0.5 kHz, respectively. From the measured power consumption and IRNs, NEFs of 1.69 and 5.2 are calculated for two different frequency bands. To verify the IRN reduction by the implemented quasi-floating body gate scheme, the IRNs for both with and without the quasi-floating body gate connections are measured and compared in Figure 15 . It clearly shows the thermal noise floor is reduced from 52 nV/ √ Hz to 47 nV/ √ Hz, approximately 10% reduction. Therefore, we can estimate that the proposed preamplifier architecture can effectively save~20% of power reduction at the same noise performance.
The preamplifier dissipates 0.5 µ W at 1 V power supply while occupying 500 × 180 µ m 2 of the area. As shown in Figure 14 , the measured mid-band gain is ~37.5 dB. The low and high corner frequencies can be digitally programmed from 0.5 Hz to 2.2 kHz and 1.5 kHz to 31 kHz, respectively, for various applications. The measured input-referred noises (IRN) are 5.62 µ Vrms for 10 Hz to 10 kHz and 4.26 µ Vrms for 1 Hz to 0.5 kHz, respectively. From the measured power consumption and IRNs, NEFs of 1.69 and 5.2 are calculated for two different frequency bands. To verify the IRN reduction by the implemented quasi-floating body gate scheme, the IRNs for both with and without the quasi-floating body gate connections are measured and compared in Figure 15 . It clearly shows the thermal noise floor is reduced from 52 nV/√Hz to 47 nV/√Hz, approximately 10% reduction. Therefore, we can estimate that the proposed preamplifier architecture can effectively save ~20% of power reduction at the same noise performance. Figure 16b . The signal-to-noise and distortion ratio (SNDR) is 45.14 dB for the Nyquist input signal at 31.25 kS/s. Figure 17a shows the SNDR and spurious-free dynamic range (SFDR) for various sampling frequencies while maintaining the input frequencies as the half of the sampling frequency. In the low-frequency regime, especially in the ECoG band (<1 kHz), the SFDR is over 70 dB, which is suitable for ECoG recordings [36] . The measured power consumption of each individual block in the SAR ADC is also plotted in Figure 17b . The ADC consumes 87.41 nW at the maximum sampling rate of 31.25 kS/s at 0.5 V supply. The fabricated ADC shows an effective number of bit (ENOB) of 7.21 and 20 fJ/c-s in the figure of merit (FoM) for rail-to-rail operation. 
The preamplifier dissipates 0.5 µ W at 1 V power supply while occupying 500 × 180 µ m 2 of the area. As shown in Figure 14 , the measured mid-band gain is ~37.5 dB. The low and high corner frequencies can be digitally programmed from 0.5 Hz to 2.2 kHz and 1.5 kHz to 31 kHz, respectively, for various applications. The measured input-referred noises (IRN) are 5.62 µ Vrms for 10 Hz to 10 kHz and 4.26 µ Vrms for 1 Hz to 0.5 kHz, respectively. From the measured power consumption and IRNs, NEFs of 1.69 and 5.2 are calculated for two different frequency bands. To verify the IRN reduction by the implemented quasi-floating body gate scheme, the IRNs for both with and without the quasi-floating body gate connections are measured and compared in Figure 15 . It clearly shows the thermal noise floor is reduced from 52 nV/√Hz to 47 nV/√Hz, approximately 10% reduction. Therefore, we can estimate that the proposed preamplifier architecture can effectively save ~20% of power reduction at the same noise performance. Figure 16b . The signal-to-noise and distortion ratio (SNDR) is 45.14 dB for the Nyquist input signal at 31.25 kS/s. Figure 17a shows the SNDR and spurious-free dynamic range (SFDR) for various sampling frequencies while maintaining the input frequencies as the half of the sampling frequency. In the low-frequency regime, especially in the ECoG band (<1 kHz), the SFDR is over 70 dB, which is suitable for ECoG recordings [36] . The measured power consumption of each individual block in the SAR ADC is also plotted in Figure 17b . The ADC consumes 87.41 nW at the maximum sampling rate of 31.25 kS/s at 0.5 V supply. The fabricated ADC shows an effective number of bit (ENOB) of 7.21 and 20 fJ/c-s in the figure of merit (FoM) for rail-to-rail operation. The ADC core occupies 228 × 180 µm 2 with a unit capacitance of 49 fF. As shown in Figure 16a , the measured INL and DNL are 0.70/−0.75LSB and 0.3/−0.5LSB, respectively. The measured FFT spectrums normalized to the maximum allowable input signals of 1.9474 kHz and 12.7621 kHz at 31.25 kS/s are also shown in Figure 16b . The signal-to-noise and distortion ratio (SNDR) is 45.14 dB for the Nyquist input signal at 31.25 kS/s. Figure 17a shows the SNDR and spurious-free dynamic range (SFDR) for various sampling frequencies while maintaining the input frequencies as the half of the sampling frequency. In the low-frequency regime, especially in the ECoG band (<1 kHz), the SFDR is over 70 dB, which is suitable for ECoG recordings [36] . The measured power consumption of each individual block in the SAR ADC is also plotted in Figure 17b The fabricated reference generator operates from 1.2 to 3.3 V power supplies while consuming 120 nW at 1.5 V and occupying 0.011 mm 2 in area. From the rechargeable battery output specification of 1.6 to 3.0 V, the reference generator can reliably produce the required bias. Figure 18 shows the measured variations of IREF and VREF as a function of input power supply voltage variations. It shows a linear sensitivity of 0.02%/V and 1.1%/V for voltage and current references, respectively, at the highest value. The output voltage and current references can be digitally controlled through 8 and 32 steps, respectively. The output current can be adjusted from 20 nA to 33 nA, and the output reference voltage from 0.71 V to 1.03 V. The measured reference current and voltage offset variations are 1.11 nA and 6.62 mV for 1σ variation, respectively. Figure 19 shows the process and temperature dependent variation of the reference current and voltage. The standard deviations of current and voltage among 19 chips are 1.11 nA and 6.62 mV, respectively. The measured temperature coefficient (TC) in the range of 20 °C~50 °C, which is reasonable temperature variation inside the human body, The fabricated reference generator operates from 1.2 to 3.3 V power supplies while consuming 120 nW at 1.5 V and occupying 0.011 mm 2 in area. From the rechargeable battery output specification of 1.6 to 3.0 V, the reference generator can reliably produce the required bias. Figure 18 shows the measured variations of IREF and VREF as a function of input power supply voltage variations. It shows a linear sensitivity of 0.02%/V and 1.1%/V for voltage and current references, respectively, at the highest value. The output voltage and current references can be digitally controlled through 8 and 32 steps, respectively. The output current can be adjusted from 20 nA to 33 nA, and the output reference voltage from 0.71 V to 1.03 V. The measured reference current and voltage offset variations are 1.11 nA and 6.62 mV for 1σ variation, respectively. Figure 19 shows the process and temperature dependent variation of the reference current and voltage. The standard deviations of current and voltage among 19 chips are 1.11 nA and 6.62 mV, respectively. The measured temperature coefficient (TC) in the range of 20 °C~50 °C, which is reasonable temperature variation inside the human body, The fabricated reference generator operates from 1.2 to 3.3 V power supplies while consuming 120 nW at 1.5 V and occupying 0.011 mm 2 in area. From the rechargeable battery output specification of 1.6 to 3.0 V, the reference generator can reliably produce the required bias. Figure 18 Figure 20 shows the ISCOM measurement setup using the pre-recorded neural signals. It should be noted that the transmitted signals do not affect or interfere with neural activities because neurons (or neuronal responses) are transparent for high-frequency signals (>100 kHz). We could obtain a data bandwidth of 10 kb/s data at 160 µ W and measured a channel attenuation of −17 dB at 10 cm distance from the ISCOM. For feasibility test of the distributed modular system's expandability, two neural interface modules were placed by 1 cm apart from each other and the ISCOMTX1 and ISCOMTX2 signals from two modules were simultaneously transmitted through the skin. As shown in Figure  20b , the pre-recorded signals were transmitted through the skin and retrieved successfully. For this measurement, the current amplitude was set as ~10 µ A at the ISCOM output from 1.0 V power supply. The measured bit-error-rate (BER) in this experiment was ~10 −6 . We could obtain a data bandwidth of 10 kb/s data at 160 µ W and measured a channel attenuation of −17 dB at 10 cm distance from the ISCOM. For feasibility test of the distributed modular system's expandability, two neural interface modules were placed by 1 cm apart from each other and the ISCOMTX1 and ISCOMTX2 signals from two modules were simultaneously transmitted through the skin. As shown in Figure  20b , the pre-recorded signals were transmitted through the skin and retrieved successfully. For this measurement, the current amplitude was set as ~10 µ A at the ISCOM output from 1.0 V power supply. The measured bit-error-rate (BER) in this experiment was ~10 −6 . Figure 20 shows the ISCOM measurement setup using the pre-recorded neural signals. It should be noted that the transmitted signals do not affect or interfere with neural activities because neurons (or neuronal responses) are transparent for high-frequency signals (>100 kHz). We could obtain a data bandwidth of 10 kb/s data at 160 µW and measured a channel attenuation of −17 dB at 10 cm distance from the ISCOM. For feasibility test of the distributed modular system's expandability, two neural interface modules were placed by 1 cm apart from each other and the ISCOM TX1 and ISCOM TX2 signals from two modules were simultaneously transmitted through the skin. As shown in Figure 20b , the pre-recorded signals were transmitted through the skin and retrieved successfully. For this measurement, the current amplitude was set as~10 µA at the ISCOM output from 1.0 V power supply. The measured bit-error-rate (BER) in this experiment was~10 −6 . Figure 21 shows the impedance of the fabricated microelectrode array. The impedance was measured in phosphate-buffered saline (PBS) solution with a Pt counter electrode by an impedance analyzer (Agilent 4192A). Due to the electrical double layer formed in series with the electrode, it shows the capacitive impedance at low frequency. The impedances of the recording and reference electrodes are distributed from ~1.2 kΩ to 5.6 kΩ at 1 kHz and that of the local ground exhibits ~60 Ω at the same frequency. Since the impedance of the recording and reference electrodes are at least 1000× smaller than that of the preamplifier, the variation of impedance does not cause serious distortion in recordings. Table 2 summarizes the performance compared with other ECoG and EEG recording systems. This work shows the state-of-the-art power and noise performance. The NEF and PEF for 10 Hz-10 kHz are the smallest among the reported works due to the increased effective Gm from the double gated push-pull amplifier. However, the gain from the increased effective Gm for 1 Hz~500 Hz is rather limited. The reduced efficiency in this spectrum mainly comes from the 1/f noise that can be easily compensated if a noise cancellation scheme such as a chopper stabilization technique is used [22] . Figure 21 shows the impedance of the fabricated microelectrode array. The impedance was measured in phosphate-buffered saline (PBS) solution with a Pt counter electrode by an impedance analyzer (Agilent 4192A). Due to the electrical double layer formed in series with the electrode, it shows the capacitive impedance at low frequency. The impedances of the recording and reference electrodes are distributed from~1.2 kΩ to 5.6 kΩ at 1 kHz and that of the local ground exhibits~60 Ω at the same frequency. Since the impedance of the recording and reference electrodes are at least 1000× smaller than that of the preamplifier, the variation of impedance does not cause serious distortion in recordings. Figure 21 shows the impedance of the fabricated microelectrode array. The impedance was measured in phosphate-buffered saline (PBS) solution with a Pt counter electrode by an impedance analyzer (Agilent 4192A). Due to the electrical double layer formed in series with the electrode, it shows the capacitive impedance at low frequency. The impedances of the recording and reference electrodes are distributed from ~1.2 kΩ to 5.6 kΩ at 1 kHz and that of the local ground exhibits ~60 Ω at the same frequency. Since the impedance of the recording and reference electrodes are at least 1000× smaller than that of the preamplifier, the variation of impedance does not cause serious distortion in recordings. Table 2 summarizes the performance compared with other ECoG and EEG recording systems. This work shows the state-of-the-art power and noise performance. The NEF and PEF for 10 Hz-10 kHz are the smallest among the reported works due to the increased effective Gm from the double gated push-pull amplifier. However, the gain from the increased effective Gm for 1 Hz~500 Hz is rather limited. The reduced efficiency in this spectrum mainly comes from the 1/f noise that can be easily compensated if a noise cancellation scheme such as a chopper stabilization technique is used [22] . Table 2 summarizes the performance compared with other ECoG and EEG recording systems. This work shows the state-of-the-art power and noise performance. The NEF and PEF for 10 Hz-10 kHz are the smallest among the reported works due to the increased effective G m from the double gated push-pull amplifier. However, the gain from the increased effective G m for 1 Hz~500 Hz is rather limited. The reduced efficiency in this spectrum mainly comes from the 1/f noise that can be easily compensated if a noise cancellation scheme such as a chopper stabilization technique is used [22] . (2) Analog signal processor included, no ADC; (3) an external ADC used; (4) Graphically provided.
In Vivo Measurement
The proposed system successfully demonstrated the in vivo measurement of epidural neural signals from a primate using our prototype interface module in the Dan Moran's lab in Washington University. The epidural electrode array was placed on the surface of dura mater of a primate and the neural activities from 16 channels were recorded simultaneously. Figure 22a shows a 1-second waveform clip of the 16-channel ECoG signal recording. To visualize the frequency contents (α: 8-12 Hz, β: 18-26 Hz, low γ: 30-50 Hz, high γ: 70-100 Hz) of the recorded ECoG signals, a spectrogram from a selected channel with its time-domain representation is also plotted in Figure 22b . Typical motor movements are related to the ECoG neural signal power in the frequency bands of 7~30 Hz and 70~110 Hz. The spectrogram in Figure 22b shows the activity related ECoG neural signal power. (2) Analog signal processor included, no ADC; (3) an external ADC used; (4) Graphically provided.
The proposed system successfully demonstrated the in vivo measurement of epidural neural signals from a primate using our prototype interface module in the Dan Moran's lab in Washington University. The epidural electrode array was placed on the surface of dura mater of a primate and the neural activities from 16 channels were recorded simultaneously. 
Conclusions
We presented a minimally-invasive wireless neural interface system with the detailed description of the core IC and microelectrode array designs, and the in vivo ECoG measurement results. The interface circuits can perform 16-channel low noise, low power recording, filtering, and digitization, and data transfer through the proposed intra-skin communication (ISCOM). The interface system has been realized in an all-in-one platform by assembling the flexible microelectrode array, the signal processing core chip, the wireless data transmission module and a rechargeable battery. The platform is modular and expandable to be a distributed system over the large brain area to extend the system coverage and sensing modalities. The IC chip has been fabricated in 0.25 μm CMOS technology, and the core area of the IC is 3.2 × 0.9 mm 2 . The measured power consumption per channel is 2.5 µ W and the total power consumption of the system operation from a rechargeable battery is 365 µ W. The measured NEF and PEF are 1.69 and 2.86 at 10-10 kHz, respectively, and 5.2 and 27.04 at 1~500 Hz, respectively. The 16-channel flexible microelectrode array has also been fabricated by using bio-compatible Pt and Parylene-C. The impedance of the microelectrode array was measured as 1.2-5.6 kΩ, which is at least 1000× smaller than the input impedance of the interface circuits. The implemented system has successfully recorded 16-channel neural signals from a primate in vivo and transmitted the recorded data wirelessly through the skin at a rate of 10 kb/s at 160 µ W power consumption with <10 −6 of BER. 
We presented a minimally-invasive wireless neural interface system with the detailed description of the core IC and microelectrode array designs, and the in vivo ECoG measurement results. The interface circuits can perform 16-channel low noise, low power recording, filtering, and digitization, and data transfer through the proposed intra-skin communication (ISCOM). The interface system has been realized in an all-in-one platform by assembling the flexible microelectrode array, the signal processing core chip, the wireless data transmission module and a rechargeable battery. The platform is modular and expandable to be a distributed system over the large brain area to extend the system coverage and sensing modalities. The IC chip has been fabricated in 0.25 µm CMOS technology, and the core area of the IC is 3.2 × 0.9 mm 2 . The measured power consumption per channel is 2.5 µW and the total power consumption of the system operation from a rechargeable battery is 365 µW. The measured NEF and PEF are 1.69 and 2.86 at 10-10 kHz, respectively, and 5.2 and 27.04 at 1~500 Hz, respectively. The 16-channel flexible microelectrode array has also been fabricated by using bio-compatible Pt and Parylene-C. The impedance of the microelectrode array was measured as 1.2-5.6 kΩ, which is at least 1000× smaller than the input impedance of the interface circuits. The implemented system has successfully recorded 16-channel neural signals from a primate in vivo and transmitted the recorded data wirelessly through the skin at a rate of 10 kb/s at 160 µW power consumption with <10 −6 of BER.
